Skip to main content
Elsevier
View Cart

Books in Arithmetic and logic structures

BooksJournals

    • Logic Designer's Handbook

      • 2nd Edition
      • October 22, 2013
      • E. A. Parr
      • English
      • Paperback
        9 7 8 0 7 5 0 6 0 5 3 5 9
      • eBook
        9 7 8 1 4 8 3 2 9 2 8 0 9
      Easy-to-read, but nonetheless thorough, this book on digital circuits is for use by students and engineers, and is a readily accessible source of data on devices in the TTL and CMOS families. The book is written to be used as a Designer's Handbook and will spend its days on the designer's bench rather than their bookshelf. The basic theory is explained and then supported with specific practical examples.* Revised, enlarged, reduced price edition * Easy-to-read, jargon free book suitable for professionals and students * Plenty of basic theory and practical information * Based on authors practical experience of logic design * Combined textbook/reference book

    • Skew-Tolerant Circuit Design

      • 1st Edition
      • May 22, 2000
      • David Harris
      • English
      • Paperback
        9 7 8 1 5 5 8 6 0 6 3 6 4
      • eBook
        9 7 8 0 0 8 0 5 4 1 2 6 6
      As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of clocks. Increasing clock frequencies are forcing many engineers to rethink their timing budgets and to use skew-tolerant circuit techniques for both domino and static circuits. While senior designers have long developed their own techniques for reducing the sequencing overhead of domino circuits, this knowledge has routinely been protected as trade secret and has rarely been shared. Skew-Tolerant Circuit Design presents a systematic way of achieving the same goal and puts it in the hands of all designers.This book clearly presents skew-tolerant techniques and shows how they address the challenges of clocking, latching, and clock skew. It provides the practicing circuit designer with a clearly detailed tutorial and an insightful summary of the most recent literature on these critical clock skew issues.

    • Logical Effort

      • 1st Edition
      • February 2, 1999
      • Ivan Sutherland + 2 more
      • English
      • Paperback
        9 7 8 1 5 5 8 6 0 5 5 7 2
      • eBook
        9 7 8 0 0 8 0 5 1 0 4 3 9
      Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts-so you can start using it immediately. Later chapters explore the theory and finer points of the method and detail its specialized applications.