Skip to main content

Verification Techniques for System-Level Design

  • 1st Edition - October 17, 2007
  • Authors: Masahiro Fujita, Indradeep Ghosh, Mukul Prasad
  • Language: English
  • Hardback ISBN:
    9 7 8 - 0 - 1 2 - 3 7 0 6 1 6 - 4
  • eBook ISBN:
    9 7 8 - 0 - 0 8 - 0 5 5 3 1 3 - 9

This book will explain how to verify SoC (Systems on Chip) logic designs using “formal” and “semiformal” verification techniques. The critical issue to be addressed is whether the… Read more

Verification Techniques for System-Level Design

Purchase options

Limited Offer

Save 50% on book bundles

Immediately download your ebook while waiting for your print delivery. No promo code is needed.

Book bundle cover eBook and print

Institutional subscription on ScienceDirect

Request a sales quote
This book will explain how to verify SoC (Systems on Chip) logic designs using “formal” and “semiformal” verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in “functional” verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.