Nanoscale Memristor Device and Circuits Design
- 1st Edition - November 8, 2023
- Editors: Balwinder Raj, Ahmed Hemani, Abusaleh M. Jabir, Saurabh Khandelwal
- Language: English
- Paperback ISBN:9 7 8 - 0 - 3 2 3 - 9 0 7 9 3 - 4
- eBook ISBN:9 7 8 - 0 - 3 2 3 - 9 9 8 1 1 - 6
Nanoscale Memristor Device and Circuits Design provides theoretical frameworks, including (i) the background of memristors, (ii) physics of memristor and their modeling, (iii) men… Read more
Purchase options
Institutional subscription on ScienceDirect
Request a sales quoteNanoscale Memristor Device and Circuits Design provides theoretical frameworks, including (i) the background of memristors, (ii) physics of memristor and their modeling, (iii) menristive device applications, and (iv) circuit design for security and authentication. The book focuses on a broad aspect of realization of these applications as low cost and reliable devices. This is an important reference that will help materials scientists and engineers understand the production and applications of nanoscale memrister devices. A memristor is a two-terminal memory nanoscale device that stores information in terms of high/low resistance. It can retain information even when the power source is removed, i.e., "non-volatile."
In contrast to MOS Transistors (MOST), which are the building blocks of all modern mobile and computing devices, memristors are relatively immune to radiation, as well as parasitic effects, such as capacitance, and can be much more reliable. This is extremely attractive for critical safety applications, such as nuclear and aerospace, where radiation can cause failure in MOST-based systems.
- Outlines the major principles of circuit design for nanoelectronic applications
- Explores major applications, including memristor-based memories, sensors, solar cells, or memristor-based hardware and software security applications
- Assesses the major challenges to manufacturing nanoscale memristor devices at an industrial scale
Academic Researchers, Universities, Research and Development Groups, Academics in Cyber Security, Undergraduates, Graduates, Post-Graduates. Those in the electronic engineering, computer science and materials science sectors
- Cover image
- Title page
- Table of Contents
- Copyright
- Contributors
- Preface
- Acknowledgments
- Chapter 1 Memristor and spintronics as key technologies for upcoming computing resources
- Abstract
- 1.1 End of Moore’s law
- 1.2 Life beyond Moore’s law: Multifunctional devices
- 1.3 Materials for memristors and spintronics
- 1.4 Future prospects based on memristors and spintronics
- 1.5 Challenges
- 1.6 Summary
- References
- Chapter 2 Design and investigation of various memristor models for neuromorphic applications
- Abstract
- 2.1 Introduction
- 2.2 Literature review
- 2.3 Future work
- 2.4 Conclusion
- References
- Chapter 3 Memristor-based devices for hardware security applications
- Abstract
- Summary
- 3.1 Introduction
- 3.2 An overview of hardware security
- 3.3 Issues with counterfeited ICs
- 3.4 Nanoelectronic devices and their characteristics
- 3.5 Memristors
- 3.6 Prevention of side-channel attacks using memristors
- 3.7 Memristor-based physical unclonable functions (MemPUFs)
- 3.8 Memristor-based public physical unclonable functions (MemPPUFs)
- 3.9 Architecture of MemPPUFs
- 3.10 Memristor-based tamper detection circuits (MemTDCs)
- 3.11 Architecture
- 3.12 Memristor-based random bit generators (MemRBGs)
- 3.13 Conclusion
- References
- Further reading
- Chapter 4 Novel memristive physical unclonable function
- Abstract
- 4.1 Introduction
- 4.2 Background
- 4.3 A highly versatile architecture for replications and encoding/decoding
- 4.4 Proposed PUF architecture
- 4.5 Results and discussions
- 4.6 Summary
- References
- Chapter 5 Memristor crossbar-based learning method for ex situ training in neural networks
- Abstract
- 5.1 Introduction
- 5.2 Background
- 5.3 Memristor-based neural network circuit design and learning
- 5.4 Memristor-based neural network implementation and results
- 5.5 Summary
- References
- Chapter 6 Design and simulation of low-power CMOS SRAM cells
- Abstract
- 6.1 Introduction
- 6.2 Conventional 6T SRAM cell
- 6.3 SRAM operations
- 6.4 Performance parameters
- 6.5 Different types of leakage currents in SRAM
- 6.6 Performance analysis of 45 nm CMOS-based SRAM cell
- 6.7 SRAM cell with different transistor topologies
- 6.8 Results analysis of SRAM cell for different transistor topologies
- 6.9 Conclusion
- References
- Chapter 7 Nanoscale memristive devices: Threats and solutions
- Abstract
- 7.1 Introduction
- 7.2 Preliminaries
- 7.3 Memristor reliability challenges and solutions
- 7.4 Memristor future direction: Memristor as logic
- 7.5 Summary
- References
- Chapter 8 Design of low-power SAR ADCs for biomedical applications
- Abstract
- 8.1 Introduction
- 8.2 Component considerations for low-power SAR ADCs
- 8.3 Existing SAR-ADC architectures
- 8.4 Discussion
- 8.5 Conclusion
- References
- Chapter 9 Techniques for crossbar array read operation
- Abstract
- 9.1 Introduction
- 9.2 Improved crossbar array model
- 9.3 Modeling crossbar array read schemes
- 9.4 Effects of sneak path on crossbar array read schemes
- 9.5 Multiple cell read in crossbar arrays
- 9.6 Conclusions
- References
- Chapter 10 Memristor materials, fabrication, and sensing applications
- Abstract
- 10.1 Introduction of memristors
- 10.2 Previous related work
- 10.3 Various structures of memristors
- 10.4 Applications of memristors
- 10.5 Memristor fabrication techniques
- 10.6 Summary
- References
- Index
- No. of pages: 300
- Language: English
- Edition: 1
- Published: November 8, 2023
- Imprint: Elsevier
- Paperback ISBN: 9780323907934
- eBook ISBN: 9780323998116
BR
Balwinder Raj
Balwinder Raj is Associate Professor, in the Department. of ECE, NITTTR Chandigarh, India. His research interests are nanoelectronics, nanoscale semiconductor devices, classical/non-classical nanoscale devices modeling (FinFET, nanowire, TFET, CNTFET etc.), ultra-low power VLSI/ULSI design and technology, nanoscale memory design, digital VLSI circuit design, and reconfigurable FPGA implementation.
Affiliations and expertise
Department of Electronics and Communication Engineering, NITTTR Chandigarh, Chandigarh, IndiaAH
Ahmed Hemani
Ahmed Hemani is Professor in electronic systems design at the School of EECS, Royal Institute of Technology, Kista, Sweden. His current research interests are coarse grain reconfigurable architectures and compilers for embedded and high-performance neuromorphic computation, system level design space exploration, and distributed fine grain power management.
Affiliations and expertise
Professor in electronic systems design, School of EECS, Royal Institute of Technology, Kista, SwedenAJ
Abusaleh M. Jabir
Abusaleh M Jabir is a University Reader with the School of Engineering, Computing, and Mathematics at Oxford Brookes University, UK. His area of research is in design, tests, and verification of reliable and secure electronic
circuits and systems, repairable, fault and error tolerant electronic systems, automatic hardware simulation, synthesis, and optimization, computer architectures, hardware security and unclonable electronic hardware, the emerging
technology with special interests in memristors and TFETs.
Affiliations and expertise
University Reader with the School of Engineering, Computing, and Mathematics at Oxford Brookes University, UK.SK
Saurabh Khandelwal
Saurabh Khandelwal is a full time Research Associate with the School of Engineering, Computing and Mathematics, Oxford Brookes University, UK.
Affiliations and expertise
Full time Research Associate with the School of Engineering, Computing and Mathematics, Oxford Brookes University, UK.Read Nanoscale Memristor Device and Circuits Design on ScienceDirect