Skip to main content

Formal Verification

An Essential Toolkit for Modern VLSI Design

  • 2nd Edition - May 26, 2023
  • Authors: Erik Seligman, Tom Schubert, M. V. Achutha Kiran Kumar
  • Language: English
  • Paperback ISBN:
    9 7 8 - 0 - 3 2 3 - 9 5 6 1 2 - 3
  • eBook ISBN:
    9 7 8 - 0 - 3 2 3 - 9 5 6 1 3 - 0

Formal Verification: An Essential Toolkit for Modern VLSI Design, Second Edition presents practical approaches for design and validation, with hands-on advice to help working e… Read more

Formal Verification

Purchase options

Limited Offer

Save 50% on book bundles

Immediately download your ebook while waiting for your print delivery. No promo code is needed.

Book bundle cover eBook and print

Institutional subscription on ScienceDirect

Request a sales quote

Formal Verification: An Essential Toolkit for Modern VLSI Design, Second Edition presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes.

Every chapter in the second edition has been updated to reflect evolving FV practices and advanced techniques. In addition, a new chapter, Formal Signoff on Real Projects, provides guidelines for implementing signoff quality FV, completely replacing some simulation tasks with significantly more productive FV methods. After reading this book, readers will be prepared to introduce FV in their organization to effectively deploy FV techniques that increase design and validation productivity.